

# CLAIMS

1. A packet switch, comprising:

N input buffer sections, provided corresponding to N input lines, for storing a packet input through the corresponding input lines;

$\alpha$  scheduler sections for determining one of M output lines as a destination of the packet stored in each of said N input buffer sections by a scheduling process independently performed by each scheduler section; and

a switch section for outputting the packet output from each of said N input buffer sections to the destination output line determined by said scheduler section,

wherein said N input buffer sections cyclically use results of scheduling processes by said  $\alpha$  scheduler sections.

2. The packet switch according to claim 1, wherein:

said scheduling process is performed by said scheduler section corresponding to a scheduling request notification transmitted from said N input buffer sections; and

each of said N input buffer sections distributes the scheduling request notifications among said scheduler sections as a destination.

3. The packet switch according to claim 2, wherein said input buffer sections have M queues storing packets to be transmitted to the M output lines, and said scheduler sections, which are destinations of the scheduling request notifications, cyclically correspond to the M numbers of each queue.

4. The packet switch according to claim 2, wherein said input buffer sections have said scheduler sections, which are destinations of the scheduling request notifications, cyclically correspond to the each input lines.

5. The packet switch according to claim 2, wherein said input buffer sections have said scheduler sections, which are

THE

8. The packet switch according to claim 1, wherein when a time required by said scheduler section to perform the scheduling process is  $L$  times as long as a shortest transmission interval of the packet, the number  $\alpha$  of scheduler sections is set to a value equal to or larger than the multiple  $L$ .

L- $\alpha$  is set to a value equal to or larger than 1; and said N input buffer sections cyclically use results of all scheduling processes of said  $\alpha$  scheduler sections.

L- $\alpha$  is set to a value equal to or larger than 1; and  
L- $\alpha$  scheduler sections are used as a redundant system,  
and said scheduler sections in the redundant system replace  
when a scheduler section which is not included in the sections  
in the redundant system becomes faulty.

